

DESIGN OF QUANTUM DOT CELLULAR AUTOMATA BASED DATA FLIP FLOP CIRCUIT**Ravi Tiwari¹, Dr. Chinmay Chandrakar² and Dr. Anil Kumar Sahu³**¹Research Scholar, Department of Electronics and Telecommunication, Shri Shankaracharya Technical Campus, Bhilai, C.G. India²Department of Electronics and Telecommunication, Rungta College of Engineering and Technology, Bhilai, C.G. India³Department of Electronics and Telecommunication, Siddhartha Institute of Technology and Sciences, Hyderabad, India

Received: - 11 Oct 2023 Revised: - 27 Nov 2023 Accepted: - 03 Dec 2023

ABSTRACT

Quantum-dot cellular automata (QCA) technology has emerged as a promising alternative to traditional CMOS-based digital circuits, presenting solutions to challenges such as short-channel effects and scalability limitations. At the core of QCA technology lies the square cell, housing a small number of free-moving electrons whose configurations encode binary information, serving as a fundamental logic gate.

The digital industry has undergone significant changes in recent years due to rapid technological advancements. Quantum-dot Cellular Automata (QCA) has emerged as an innovative technology for designing digital logic circuits with quantum dots confined in potential wells. This paper presents an optimized design for sequential circuits, such as flip-flops using majority gates and implementing a cell minimization technique. This approach aims to reduce both the area and complexity of the circuits.

Design and validation of these blocks are supported by specialized software like QCADesigner, specifically designed for QCA circuit design and analysis. These tools ensure precise modeling and simulation, ensuring the reliability and functionality of proposed designs.

1. INTRODUCTION

The evolution of electronic circuits in response to market demands has spurred the development of several nanoscale technologies like CNFET, FinFET, and Quantum-dot Cellular Automata (QCA) in recent decades. These innovations aim to meet the increasing need for smaller sizes, faster speeds, and enhanced efficiency in electronic devices. Nonetheless, the transition to nanoscale transistors has introduced challenges, including leakage current and heightened energy consumption due to quantum effects.

QCA technology, as emphasized in the International Technology Roadmap for Semiconductors study, presents a promising solution to these challenges. It offers a fresh computational paradigm with the potential to enable nano-computers to operate at terahertz (THz) level rates. General-purpose gates like multiplexers and XOR gates have garnered significant interest from researchers due to their ability to streamline circuit complexity and lower costs.

Given this context, enhancing these gates is crucial for boosting the performance of circuits that rely on them. This study introduces a novel architecture for the XOR block in QCA format. Unlike traditional XOR gates, the proposed structure offers dual functionality, supporting both 2-input and 3-input XOR operations. This adaptability enables the block to seamlessly integrate into various circuits, thereby enhancing flexibility and adaptability in circuit design.

2. QCA BACKGROUND

The foundation of QCA technology lies in the principle of electron repulsion, where the basic unit is a small cell typically represented in a specific shape (refer to Figure 1).




Figure 1 QCA Cell Configuration.

By arranging specific groups of these cells, logic gates can be constructed [13]. Among these gates, the majority gate (illustrated in Figure 2) serves as a fundamental building block from which other gates can be derived. Researchers have dedicated attention to this pivotal block, examining its reliability, applications, and complexity across various input configurations [14–23].




Figure 2. Cell Configuration of Majority block




Figure 3. Cell Configuration of Inverter block




Figure 4. Configuration of QCA wire

In addition to the majority gate, another essential component for QCA circuits is the inverter block (Figure 3), necessary to complete all required functions. Interconnections between circuit blocks are facilitated by QCA-wire, which comprises a chain of cells (as depicted in Figure 4) [12,24]. Furthermore, ensuring proper data flow control and synchronization is vital, achieved through the provision of a clock signal. This signal governs the timing of data movement, ensuring accurate and synchronized results. In instances where QCA circuits involve a significant

number of cells, they can be divided into zones, each characterized by four clock transitions: Relax–Switch, Switch–Hold, Hold–Release, Release–Relax),




Figure 5. QCA Clocking with 4-Phases

[add any other necessary transitions here]. Hold–Release, Release–Relax) [25]. Figure 5 represents the clock signal that is commonly used in QCA technology.

3. CELL MINIMIZATION TECHNIQUE

A proposed design employs the cell minimization technique to reduce the number of majority gates without the need for additional cells. The strategy involves aligning the majority gates in parallel to shorten the circuit's length. Additionally, the output and polarization are directly integrated into the majority gates, eliminating the requirement for extra cells

4. Proposed Design of D-Flip Flop

A flip-flop is a single-bit storage device and a type of sequential circuit. Its output depends on both the current input and the previous output.

The D flip-flop is an adaptation of the clocked SR flip-flop. It features two inputs: D and Clock. In a D flip-flop, the next state always matches the D input, making it independent of the current state. Consequently, D must be 0 for Q t+1 to be 0 and 1 for Q t+1 to be 1, regardless of the current value of Q.

Table 1 Characteristic Table of D Flip-Flop

Q	D	Q _{t+1}
0	0	0
0	1	1
1	0	0
1	1	1

Characteristic Equation of D Flip Flop:

Q (t+1)=D




Figure 6. D Flip Flop design using majority gate



Figure 7. Proposed QCA Cell Layout of D-FF

In a D flip-flop implemented with a majority gate, there is one majority gate used. The inputs to this gate are D and Q. The output, labeled Q0, is fed back to D, resulting in Q equaling D.

5. Simulation Results




Figure 8. Simulation Result of D Flip-Flop

Table 2 Performance Comparison

S.No.	Parameter	Existing Work	Proposed work
1.	Complexity	20	18
2.	Area	0.02 μm^2	0.019 μm^2
3.	Latency	1	0.75
4.	Majority Gate	1	1

6. CONCLUSION

The paper discusses the design of optimized sequential circuits, specifically D-flip-flops. It emphasizes that the designed D-flip-flops, characterized by reduced complexity. The QCA (Quantum-dot Cellular Automata) layout designs feature a minimal cell count and area, resulting in optimal designs. The functionality of the various flip-flops and shift registers is verified using QCADesigner 2.0.3.

REFERENCES

- [1] Ratna Chakrabarty, A Novel Design of Flip-Flop circuit using Quantum Dot Cellular Automata 978-1-5386-4649-6/18/\$31.00, 2018 IEEE
- [2] Birinderjit Singh and Balwinder Singh (2018). Quantum Dot Cellular Automata (QCA) based 4-Bit Shift Register using efficient JK Flip Flop. Volume 118 no.19 2018, 143-157
- [3] Kianpour et al. A Novel Quantum-Dot Cellular Automata X-bit x 32 bit SRAM IEEE Transactions on Very Large Scale Integrable Systems, VOL. 9, NO. 1, January 2010. Intergration system 827-836, 2016.
- [4] Kianpour et al. A novel Quantum Dot cellular automata x-bit x 32-bit SRAM IEEE Transaction on very large scale integration system 827-836, 2016.
- [5] A. Rezaei (2016), "Design of optimized quantum dot cellular automata RS flip flops"
- [6] J.C Das, De, Optimized design of flip-flops using Quantum dot cellular automata, Quant. Matter 5 (5) (Oct, 2016) 680-688
- [7] Shaahin Angizi, Samira sayedsalehi, Arman Roohi, Nader Bagherzadeh, Keivan Navi (2015), "Design and verification of new n-bit quantum dot synchronous counters using majority function based JK flip flops".
- [8] Mostafa Sadeghi, Akbar Napiollahi (2015), "Modeling and evaluation of optimal T-flip flop based on Quantum cellular automata using QCA Designer simulator"
- [9] Dallaki, H., Mehran, M., (2015), Novel subtractor design based Quantum Dot cellular Automata nanotechnology, Int. J. Nanosci
- [10] S. Sarmadi, S. Azimi, S. Shekhfaal, S. Angizi, Designing counter using inherent capability of Quantum-dot cellular automata loops, Int. J. Mod. Educ. Comp. Sci. (9) (2015) 22.
- [11] W. Liu, M. O'Nelli, E. E. Swartzlander, A first step towards cost function for quantum dot cellular automata designs, IEEE Transaction. Nanotechnol. 13(3) (2014) 476-487
- [12] Caio Araujo T. Campos, Abner L. Marciano, Omar P. Vilela Neto, Frank Sill Torres, "USE: A Universal, Scalable and Efficient clocking scheme for QCA", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Journal of Latex Class Files, Vol. 11, No. 4, December 2014
- [13] Bhattacharya, S., Ghatak, K. P., Quantum cellular automata recent trends and applications. Nova science publishers, Inc., USA (2013)
- [14] Tamal Sarkar (2013) "Design of D flip flop using nano technology based Quantum cellular automata".

- [15] Xiao,L.R.,Chen,X.X., Ying ,S.Y.,2012.Design of Dual-edge triggered flip-flops based on quantum dot cellular automata. J.Zhejiang Univ-sci. C(comput. & Electron.),(5):385-392
- [16] Askari.M,M.Taghizadeh ,2011.Logic circuit design in nano scale using Quantum dot cellular automata,in proc.Europian journal of scientific research,pp:5162-526,ISSN 1450-216X vol.48 No.3(2011).
- [17] Kong et al.Counter designs in Quantum-dot cellular automata.10th IEEE Conference on NANO,2010.
- [18] Karthigai Lakshmi.S,and Athisha.G (2010) Efficient design of logical structures and functions used nanotechnology based Quantum dot cellular automata design.*International journal of computer Applications(0975-8887)*,3,35.
- [19] M.A. Amiri, M. Mahdavi, S. Mirzakuchaki, "QCA Implementation of a MUX-Based FPGA CLB", ICONN 2008, pp. 141–144.186
- [20] Himanshu Thapliyal, Student Member, IEEE, and Nagarajan Ranganathan, Fellow, IEEE, "Reversible Logic-Based
- [21] V.Vankamamidi, M. ottavi, F.Lombardi, Two dimensional scheme for clocking/timing of QCA circuits, IEEE Trans. Comput. Aided Des.Inegerated circ.syst.27(1) (2008)34-44
- [22] T.Mohammad, "A New Architecture for T Flip Flop using Quantum Dot Cellular Automata", IEEE, 2011.
- [23] J.Huang, M. Momenzadeh, F. Lombardi, "Design of sequential circuits by quantum-dot cellular automata", Microelectronics Journals. 38, 525–537, 2007.
- [24] Ali Hussien M, Mohd Shamian Z, Esam A, Danial Md N. A content-addressable memory structure using novel majority gate with 5-input in quantum-dot cellular automata. Int J Integr Eng. 2020;12(4):28–38.
- [25] Lent CS, Tougaw PD. A device architecture for computing with quantum dots. Proc IEEE. 1997;85(4):541–57.